Introduction
Many standards for operating system interfaces or on-chip bus interfaces have been developed. Component-based EOS projects are seeking approaches to adapt component based software development technologies to embedded systems [1] [2] . An important issue is to develop hardware independent software that meets differing requirements pertinent to embedded applications. The Hardware Abstraction Layer (HAL) presented here is to serve this purpose.
In JBEOS, a component based EOS developed at Peking Univ. The following aspects are stressed:
Abstraction of basic data types, including their inmemory representation and operations; Encapsulation of H/W dependent features into clear interfaces for kernel and user applications; H/W pecularities should be encapsulated but not masked, i.e., HAL should provide mechanisms to access H/W directly when desired; Minimized ROM and RAM footprints; Supports for EOS above with no bias to any specific design and/or implementation. Minimum efforts required when porting to a new platform.
The overall structure
The overall structure of the JBEOS embedded operating system is given in Figure 1 . In JBEOS, the HAL is a container for software entities directly dependent on the underlying hardware. It provides mechanisms other than policies for interfacing hardware platforms. Different EOS designs (e.g. monolithic or microkernels) are supported.
The BS (Bootstrap Service) component in HAL is responsible for initiating the target system, including memory, cache, PLL block, and debug channels etc. It is like a boot-loader used in other embedded systems. The explicit separation of bootstrapping logic from other modules can greatly reduce duplicated implementation of low-level drivers and features required the run-time system. The RS component provides interfaces for threading, processor mode change, exception handling, I/O ports reading/writing, and etc. The RS module should run in RAM, but the BS module needs not. Even if the BS is configured to run in RAM, after the final point identified by a special function call, memory used by BS can be reclaimed.
The Components and Interfaces in HAL
The HAL is organized into multiple layers, according to specialization relationships among modules at different layers. The top layer encapsulates architecture (e.g. X86, ARM) attributes. The next layer encapsulates processor model specific features, which is very useful for SoC (System on Chip) based systems where control logics of peripherals are integrated into chips. The lowest layer is the board layer, where vendor specific customizations can be supported. Figure 2 . Interface elements of the HAL is divided into two groups: internal and external interfaces. Interface elements are named after the following convention:
<layer>_<module>_<method | attr> Interface elements in an upper layer are mapped (or inherited/overridden in OO terms) internally to elements in lower layer. Implementations for interface elements can be inline functions, macros, C or assembly procedures, are provided at the appropriate layer. Developers using this HAL can just include a single header file in their source code, while the interface mapping mechanism can back-trace to the CPU or architecture layer for implementation, resulting in better portability, maintainability, and reusability.
The Behavioral View
When powered on or reset, the BS module sets the CPU into an appropriate supervisory mode, then makes sure that interrupts, MMU, TLB are disabled, and caches are cleared and disabled. Then, BS performs board-level initializations, initialize RTC or other timing device, initialize Flash controller, bus logic and channels for component download and debugging. After that, BS module calls 'HAL_BS_Finish', to pass control to the RS module, while signaling the end of system bootstrap. Figure 3 . . The Behavioral View of HAL Initialization parameters in a configuration file are downloaded then used to setup in-memory system configuration table. According to the configuration, the RS module will download the CRT (Component Run-Time) and then passes the system control to it. CRT parses the kernel configuration and then load, bind kernel components accordingly [3] . User applications can also be downloaded in this way.
When the active stage of the HAL finishes, and the kernel got system control while the HAL turns itself into a passive service: translating upper calls into hardware dependent routines or redirecting external events to system components after preliminary encapsulation, see Figure 3 .
Evaluation Study and Conclusions
In the context of a component-based embedded operating system, HAL can serve the following roles:
An encapsulation layer for underlying hardware details which enhances the portability and reusability of upper layer software; An interfacing layer allowing hardware logics to be implemented using proprietary technologies, provided that the vendor provides the low-level drivers conforming to the contract. A contract between the software and hardware designers enabling the concurrent development of both software and hardware. The preliminary implementation was developed on a S3C44B0X board and a PXA255 evaluation board. By cogitative interface mapping from level to level, the initial experiments indicate that the HAL design can meet the goals set in section 1. Performance cost is not increased, and there are many hardware specific details that can be isolated from the operating system driver components. Further experiments will be conducted on other architectures. Most of these hardware dependent software currently exist both in popular bootloaders (e.g. uboot [4] , redboot [5] ) and some EOSes.
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